Abstract-DC-DC converters under current-mode control have been known to exhibit slow-scale oscillation as a result of a Hopftype bifurcation as one or more of the parameters of the outer voltage loop are varied. In the absence of the outer voltage loop (i.e., open loop), slow-scale oscillation was generally not observed in simple low-order dc-dc converters, i.e., buck, buck-boost, and boost converters. In this paper, slow-scale bifurcation in a higher order current-mode controlled converter is studied. It has been found experimentally that, even in the absence of a closed outer voltage loop, a current-mode controlled Ć uk converter can exhibit a slow-scale Hopf-type bifurcation. The phenomenon was observed in a commercial low-ripple dc-dc converter which has been designed using the Ć uk converter and the LM2611 controller. Such slow-scale oscillation of the inner current loop can also be observed in full-circuit SPICE simulations. An averaged model has been developed and implemented in SPICE to find the Hopf bifurcation boundaries. With this averaged model, the Hopf bifurcation can be explained conveniently using the traditional loop gain analysis. Specifically, the extra degrees of freedom in higher order dc-dc converters have opened up a new possible mode of instability which has not been found in simple low-order dc-dc converters.
I. INTRODUCTION
C URRENT-PROGRAMMED control, which is one of the most commonly used control schemes in dc-dc converters, has received much attention from power electronics practitioners in the past two decades [1] , [2] . Recently, some nonlinear phenomena in current-mode controlled dc-dc converters have been studied [3] , [4] . Generally, two distinct types of bifurcations have been identified, namely, slow-scale Hopf-type bifurcation and fast-scale bifurcation. The former can be regarded as a kind of low-frequency phenomenon which is caused by the voltage feedback loop permitting low-frequency oscillation [5] - [8] . The latter, however, is related to the inner current loop instability, and often manifests as period doubling at the switching frequency, as reported in [9] , [10] . In particular, the outer voltage loop, through which low-frequency oscillation is sustained, has been found crucial to the occurrence of slow-scale Hopf-type bifurcation in current-mode controlled simple low-order dc-dc converters. Higher order dc-dc converters, such as the Ć uk converter, enable low ripple voltage and low rms current on both the input and the output sides. This is a significant advantage over other inverting topologies such as the buck-boost and flyback converters. For such higher order dc-dc converters under currentmode control, fast-scale bifurcation has been reported and analyzed [12] , [13] . Previous studies have also suggested that, in the presence of the inner current loop, fast-scale period-doubling bifurcation occurs under variation of some parameters. However, slow-scale bifurcation is expected in the presence of an unstable outer voltage loop, which is consistent with results reported so far regarding slow-scale bifurcation of simple low-order dc-dc converters. In this paper, we will focus on an instability phenomenon, which has apparently been ignored in all past studies. Our initial observation was made from a commercial low-ripple dc-dc converter, the design of which has been based on a Ć uk converter and the use of the LM2611 controller for output regulation. The system's inner current loop has been compensated to avoid fast-scale bifurcation. It has been observed that slow-scale Hopf-type bifurcation occurs as the equivalent reference current is increased, even in the absence of a closed outer voltage loop, i.e., with the outer voltage loop opened. Moreover, with the outer voltage loop closed, one would still expect the system to become unstable, as in all previous studies of inner loop stability for simple low-order converters.
Our study in this paper will consist of the following aspects: 1) experimental observation of slow-scale bifurcation in the Ć uk converter controlled by the LM2611 controller with the outer voltage feedback loop opened; 2) full-circuit SPICE simulations confirming that the oscillation has been originated from the inner current loop; 3) development of an averaged model for analysis; 4) identification of the slow-scale bifurcation boundaries; and 5) derivation of stability boundaries analytically and verification by full-circuit SPICE simulations. Fig. 1(a) shows the schematic diagram of a Ć uk converter under current-mode control. Unlike other simple low-order converters, the Ć uk converter can operate in continuous conduction mode (CCM) and a number of discontinuous conduction modes [14] . At present, the dynamics of the Ć uk converter remains relatively unexplored, even for the simplest CCM operation. For simplicity, we will focus on operation in CCM, for which only two complimentary switch states are involved, i.e., the switch is closed while the diode is open, and vice versa. Provided that the sum of the inductor currents remains positive, the diode conducts current for the whole subinterval during which the switch is off, and the Ć uk converter maintains in CCM. Specifically, the sum of the inductor currents is the programming variable which, by comparing with the difference of the reference 1549-7747/$25.00 © 2008 IEEE current and the compensation current , generates the on-off driving signal for the switch, where is the duty cycle. Switch is turned on by the clock signal at the beginning of the switching period , i.e., at for integer . The inductor currents and ramp up. As climbs to the value of , switch is turned off and remains off until the next cycle begins. A typical waveform of is shown in Fig. 2 .
II. CURRENT-MODE CONTROLLED Ć UK CONVERTER
The problem of fast-scale period-doubling bifurcation in this type of converter circuits has been widely documented [12] , [13] . Specifically, the inner current loop has been identified as the main structural cause of the observed period-doubling bifurcation. In the absence of the compensation ramp, the onset of period doubling occurs when the duty cycle exceeds 0.5. The use of a compensation ramp, as described in Fig. 2 , would stabilize the inner current loop in the sense that the critical value of the duty cycle is extended beyond 0.5. 
III. EXPERIMENTS AND COMPUTER SIMULATION STUDY
We have built a Ć uk converter with LM2611, as shown in Fig. 1(b) . The component values are given in Table I . Oscillatory waveforms have persistently been observed, as shown in Fig. 3 , for the two inductor currents while the voltage feedback pin of LM2611 has been disconnected.
In order to confirm that the oscillation is caused by the current-loop instability rather than circuit noises or other coupling effects, we have performed SPICE simulations under an ideal circuit environment. Table II shows the additional parameters used in simulation. The switching frequency used is the same as that observed from the experimental current waveforms. The equivalent resistances and are estimated from the data sheets of LM2611 and the components used. The corresponding simulated inductor current waveforms are shown in Fig. 4 for A and A. We observe that the simulated and experimental waveforms are in good agreement.
As we are interested in the low-frequency behavior of the circuit, it suffices to use an averaged model for capturing low-frequency dynamics. Fig. 5 shows such a model for the Ć uk converter under study [11] . This model retains the essential low-frequency behavior, although high-frequency details would have been discarded by the averaging process. Thus, the averaged model is still expected to capture the slow-scale oscillations, as confirmed by the simulated waveforms shown in Fig. 6 for circuit parameters given in Tables I and II. 
IV. THEORETICAL ANALYSIS OF SLOW-SCALE BIFURCATION BEHAVIOR
From the foregoing experimental and simulation studies, we have observed current-loop induced Hopf bifurcation. Here, we will use the averaged model to analyze the bifurcation phenomenon and to locate the bifurcation boundary useful for design purposes.
First, we write the set of averaged equations describing the Ć uk converter as follows:
(1) Tables I and II. where prime denotes time derivative, and is the duty cycle which is the fraction of the switching period for which the switch is turned on.
By inspection of the circuit [ Fig. 1(a) ] and the waveforms (Fig. 2) , the average value of can be expressed as (2) It is assumed that the system is free from fast-scale currentloop instability as a result of proper application of current loop compensation, and in particular the amount of compensation is given by (3) We now take the Fourier series expansion of every state variable. In general, variable can be expanded as (4) where superscript * denotes complex conjugation, denotes the fundamental frequency of oscillation, and is the th harmonic component of which is given by
Here, the dot product of two complex numbers, and , can be defined as . Suppose Points are boundaries found from full-circuit simulations. Unstable and stable regions of operation are located above and below the line, respectively. and are the th components of and . Using (4) and (5), (1) becomes (6) (7) for and 1, respectively. Similarly, (2) becomes
Equations (6) and (8) describe the dynamics of the dc components while (7) and (9) give the dynamics of the fundamental frequency components for the system. To test the stability of the system, we first calculate the steady-state solutions of dc components from (6) and (8) and the fundamental components from (7) and (9) for the system. The loop gain at the fundamental frequency will be calculated using the steady-state solution of (7) and (9) . The stability of the system can then be tested using the Barkhausen criteria.
The steady-state solution of dc components can be obtained by setting all time-derivatives in (6) to zero and solving for and . This gives (10) where and . Therefore, , before the system enters the instability region, can be found by putting (10) into (8) and assuming nearly zero fundamental component magnitudes, i.e., and . The fundamental components at steady state can be obtained by setting all derivatives to zero in (7), giving (11) The transfer functions of the converter and of the current programming function can be obtained by eliminating and from (11) and (9), respectively. We thus have (12) (13) where along with and . The loop gain of the system is therefore obtained as (14) Equation (14) allows us to find the slow-scale bifurcation boundary numerically in the parameter space according to the Barkhausen criteria, i.e., and for some . It should be noted that the Barkhausen criteria do not generally give necessary and sufficient conditions for oscillations. Here, as oscillation is known to exist, the Barkhausen criteria can be conveniently used to find the conditions for oscillation.
V. STABILITY BOUNDARIES
Of practical interest is the condition under which the system may exhibit slow-scale oscillations. Using (14) , we may plot the stability boundaries for different values of and or for virtually any choice of parameter space. Figs. 7-9 show the specific stability boundaries corresponding to the choice of component values given in Tables I and II . Also shown in the figures are points on the stability boundaries obtained from fullcircuit simulations. The excellent agreement between analysis and the full-circuit simulations clearly proves the ability of the loop-gain analysis in explaining the current loop-induced slowscale bifurcations.
VI. CONCLUSION
A current-mode controlled Ć uk converter has been studied in this paper. For current-mode controlled simple low-order dc-dc converters, it has been commonly known that slow-scale bifurcation is caused by parameter changes of the outer voltage loop, while fast-scale bifurcation is due to the fast inner current loop. In this paper, we have demonstrated that, for higher order converters under a similar current-mode control, however, the inner current loop can induce slow-scale bifurcation in the absence of a closed outer voltage loop. The phenomenon has been analyzed using an averaged model in terms of the closed-loop stability of the inner current loop of the system. In conclusion, the extra degrees of freedom in higher order dc-dc converters have opened up a new possible mode of instability which has not been found in simple low-order dc-dc converters. In the case of the current-mode controlled Ć uk converter, slow-scale instability becomes possible even without a closed outer voltage loop.
